The Experts below are selected from a list of 51 Experts worldwide ranked by ideXlab platform
Ganga Agnihotri - One of the best experts on this subject based on the ideXlab platform.
-
power efficient Carry Propagate Adder
Symposium on VLSI Circuits, 2013Co-Authors: Laxmi Kumre, Ajay Somkuwar, Ganga AgnihotriAbstract:Here we describe the design details and performance of proposed Carry Propagate Adder based on GDI technique. GDI technique is power efficient technique for designing digital circuit that consumes less power as compare to most commonly used CMOS technique. GDI also has an advantage of minimum propagation delay, minimum area required and less complexity for designing any digital circuit. We designed Carry Propagate Adder using GDI technique and compared its performance with CMOS technique in terms of area, delay and power dissipation. Circuit designed using CADENCE EDA tool and simulated using SPECTRE VIRTUOSO tool at 0.18m technology. Comparative performance result shows that Carry Propagate Adder using GDI technique dissipated 55.6% less power as compare to Carry Propagate Adder using CMOS technique.
Massoud Pedram - One of the best experts on this subject based on the ideXlab platform.
-
approximate reverse Carry Propagate Adder for energy efficient dsp applications
IEEE Transactions on Very Large Scale Integration Systems, 2018Co-Authors: Masoud Pashaeifar, Mehdi Kamal, Ali Afzalikusha, Massoud PedramAbstract:In this paper, a reverse Carry Propagate Adder (RCPA) is presented. In the RCPA structure, the Carry signal Propagates in a counter-flow manner from the most significant bit to the least significant bit; hence, the Carry input signal has higher significance than the output Carry. This method of Carry propagation leads to higher stability in the presence of delay variations. Three implementations of the reverse Carry Propagate full-Adder (RCPFA) cell with different delay, power, energy, and accuracy levels are introduced. The proposed structure may be combined with an exact (forward) Carry Adder to form hybrid Adders with tunable levels of accuracy. The design parameters of the proposed RCPA implementations and some hybrid Adders realized utilizing these structures are studied and compared with those of the state-of-the-art approximate Adders using HSPICE simulations in a 45-nm CMOS technology. The results indicate that employing the proposed RCPAs in the hybrid Adders may provide, on average, 27%, 6%, and 31% improvements in delay, energy, and energy-delay-product while providing higher levels of accuracy. In addition, the structure is more resilient to delay variation compared to the conventional approximate Adder. Finally, the efficacy of the proposed RCPAs is investigated in the discrete cosine transform (DCT) block of the JPEG compression and finite-impulse response (FIR) filter applications. The investigation reveals 60% and 39% energy saving in the DCT of JPEG and FIR filter, respectively, for the proposed RCPAs.
Ajayan. J - One of the best experts on this subject based on the ideXlab platform.
-
Study of Performance Comparison of Static and Dynamic Approximate Reverse Carry Propagate Adder Using 22 nm CMOS Technology
2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS), 2020Co-Authors: Sedhumadhavan. A, Sabariesh. S, Ramya. K, Venukumar. R, Ajayan. JAbstract:In this work, the speed and power performance of static and dynamic circuits technology based reverse Carry Propagate full Adder (RCPFA) have been studied with the help of SPICE tools. The main feature of RCPFA is that the Carry signal Propagates from MSB (Most-significant-Bit) to LSB (least-significant-Bit). Therefore, in RCPFA circuits the input Carry signal has very high importance than the output Carry signal. The RCPFA circuits were designed using 22 nm CMOS strained silicon technology with a power supply of 0.8 volt. Finally the influence of operating temperature on the speed and power performance of RCPFA Adders also been studied. Simulation results shows that dynamic RCPFA circuits out performs the static RCPFA circuits in terms of speed and power.
Yashoda Bisht - One of the best experts on this subject based on the ideXlab platform.
-
a novel high performance reverse Carry Propagate Adder for energy efficient multimedia applications
2019 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), 2019Co-Authors: Bharat Garg, Yashoda BishtAbstract:The approximate computing has been considered as efficient technique to achieve high performance digital signal processing (DSP) units for multimedia applications as these applications can tolerate small amount of computational error. Adder is the key component of any DSP units and significantly determines the performance. In this paper, novel simplified reverse-Carry Propagate (SRP) Adders are proposed where Carry Propagates in counter manner (i.e. from most significant to least significant bit) over the conventional Adder. The synthesis results on Synopsys Design Compiler with 65nm PDK shows that proposed 8-bit SRP-II Adder provides 46.12% reduction in area-power product for the same delay over the existing approximate Adder. Finally, the proposed Adder in the Gaussian smoothing filter (GSF) shows higher image quality with improved PSNR value over the GSFs with existing approximate Adders.
Laxmi Kumre - One of the best experts on this subject based on the ideXlab platform.
-
power efficient Carry Propagate Adder
Symposium on VLSI Circuits, 2013Co-Authors: Laxmi Kumre, Ajay Somkuwar, Ganga AgnihotriAbstract:Here we describe the design details and performance of proposed Carry Propagate Adder based on GDI technique. GDI technique is power efficient technique for designing digital circuit that consumes less power as compare to most commonly used CMOS technique. GDI also has an advantage of minimum propagation delay, minimum area required and less complexity for designing any digital circuit. We designed Carry Propagate Adder using GDI technique and compared its performance with CMOS technique in terms of area, delay and power dissipation. Circuit designed using CADENCE EDA tool and simulated using SPECTRE VIRTUOSO tool at 0.18m technology. Comparative performance result shows that Carry Propagate Adder using GDI technique dissipated 55.6% less power as compare to Carry Propagate Adder using CMOS technique.