Gain Path

14,000,000 Leading Edge Experts on the ideXlab platform

Scan Science and Technology

Contact Leading Edge Experts & Companies

Scan Science and Technology

Contact Leading Edge Experts & Companies

The Experts below are selected from a list of 32970 Experts worldwide ranked by ideXlab platform

J Sieiro - One of the best experts on this subject based on the ideXlab platform.

  • wideband 500 mhz 16 bit dynamic range current mode preamplifier for the cta cameras pacta
    Journal of Instrumentation, 2012
    Co-Authors: A Sanuy, D Gascon, J M Paredes, L Garrido, M Ribo, J Sieiro
    Abstract:

    A wideband current mode preamplifier with 16 bits dynamic range (DR) is presented. It has been designed for the cameras of the Cherenkov Telescope Array (CTA). A novel current division scheme at the very front end part of the circuit splits the input current into two scaled currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a saturation control circuit for accurate current division. Measurement results of an ASIC designed in Austriamicrosystems 0.35 μm SiGe technology are presented: 500 MHz BW, 16 bits DR, 10 pA/sqrt(Hz) input referred noise current and relative linearity error below 3%.

  • wideband 500 mhz 16 bit dynamic range current mode input stage for photodetector readout
    IEEE Nuclear Science Symposium, 2011
    Co-Authors: D Gascon, A Sanuy, J M Paredes, M Ribo, J Sieiro
    Abstract:

    A low noise wideband current mode circuit with 16 bit dynamic range (DR) is presented. It has been designed as input stage of a transimpedance preamplifier for the readout of the cameras of the Cherenkov Telescope Array (CTA) project. A novel current division scheme at the very front end part of circuit is used to split the input current in two or more scaled output currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a dedicated saturation control circuit needed to assure an accurate current division. Two ASIC prototypes have been designed in AMS SiGe BiCMOS 0.35um technology. Measurement results are presented: BW of 500 MHz, DR of 16 bits, input referred ENC below 4000 electrons and relative linearity error below 2%. The current mode circuit can be operated at 3.3 V and lower, with low power consumption (< 10 mW).

A Sanuy - One of the best experts on this subject based on the ideXlab platform.

  • wideband 500 mhz 16 bit dynamic range current mode preamplifier for the cta cameras pacta
    Journal of Instrumentation, 2012
    Co-Authors: A Sanuy, D Gascon, J M Paredes, L Garrido, M Ribo, J Sieiro
    Abstract:

    A wideband current mode preamplifier with 16 bits dynamic range (DR) is presented. It has been designed for the cameras of the Cherenkov Telescope Array (CTA). A novel current division scheme at the very front end part of the circuit splits the input current into two scaled currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a saturation control circuit for accurate current division. Measurement results of an ASIC designed in Austriamicrosystems 0.35 μm SiGe technology are presented: 500 MHz BW, 16 bits DR, 10 pA/sqrt(Hz) input referred noise current and relative linearity error below 3%.

  • wideband 500 mhz 16 bit dynamic range current mode input stage for photodetector readout
    IEEE Nuclear Science Symposium, 2011
    Co-Authors: D Gascon, A Sanuy, J M Paredes, M Ribo, J Sieiro
    Abstract:

    A low noise wideband current mode circuit with 16 bit dynamic range (DR) is presented. It has been designed as input stage of a transimpedance preamplifier for the readout of the cameras of the Cherenkov Telescope Array (CTA) project. A novel current division scheme at the very front end part of circuit is used to split the input current in two or more scaled output currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a dedicated saturation control circuit needed to assure an accurate current division. Two ASIC prototypes have been designed in AMS SiGe BiCMOS 0.35um technology. Measurement results are presented: BW of 500 MHz, DR of 16 bits, input referred ENC below 4000 electrons and relative linearity error below 2%. The current mode circuit can be operated at 3.3 V and lower, with low power consumption (< 10 mW).

D Gascon - One of the best experts on this subject based on the ideXlab platform.

  • wideband 500 mhz 16 bit dynamic range current mode preamplifier for the cta cameras pacta
    Journal of Instrumentation, 2012
    Co-Authors: A Sanuy, D Gascon, J M Paredes, L Garrido, M Ribo, J Sieiro
    Abstract:

    A wideband current mode preamplifier with 16 bits dynamic range (DR) is presented. It has been designed for the cameras of the Cherenkov Telescope Array (CTA). A novel current division scheme at the very front end part of the circuit splits the input current into two scaled currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a saturation control circuit for accurate current division. Measurement results of an ASIC designed in Austriamicrosystems 0.35 μm SiGe technology are presented: 500 MHz BW, 16 bits DR, 10 pA/sqrt(Hz) input referred noise current and relative linearity error below 3%.

  • wideband 500 mhz 16 bit dynamic range current mode input stage for photodetector readout
    IEEE Nuclear Science Symposium, 2011
    Co-Authors: D Gascon, A Sanuy, J M Paredes, M Ribo, J Sieiro
    Abstract:

    A low noise wideband current mode circuit with 16 bit dynamic range (DR) is presented. It has been designed as input stage of a transimpedance preamplifier for the readout of the cameras of the Cherenkov Telescope Array (CTA) project. A novel current division scheme at the very front end part of circuit is used to split the input current in two or more scaled output currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a dedicated saturation control circuit needed to assure an accurate current division. Two ASIC prototypes have been designed in AMS SiGe BiCMOS 0.35um technology. Measurement results are presented: BW of 500 MHz, DR of 16 bits, input referred ENC below 4000 electrons and relative linearity error below 2%. The current mode circuit can be operated at 3.3 V and lower, with low power consumption (< 10 mW).

J M Paredes - One of the best experts on this subject based on the ideXlab platform.

  • wideband 500 mhz 16 bit dynamic range current mode preamplifier for the cta cameras pacta
    Journal of Instrumentation, 2012
    Co-Authors: A Sanuy, D Gascon, J M Paredes, L Garrido, M Ribo, J Sieiro
    Abstract:

    A wideband current mode preamplifier with 16 bits dynamic range (DR) is presented. It has been designed for the cameras of the Cherenkov Telescope Array (CTA). A novel current division scheme at the very front end part of the circuit splits the input current into two scaled currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a saturation control circuit for accurate current division. Measurement results of an ASIC designed in Austriamicrosystems 0.35 μm SiGe technology are presented: 500 MHz BW, 16 bits DR, 10 pA/sqrt(Hz) input referred noise current and relative linearity error below 3%.

  • wideband 500 mhz 16 bit dynamic range current mode input stage for photodetector readout
    IEEE Nuclear Science Symposium, 2011
    Co-Authors: D Gascon, A Sanuy, J M Paredes, M Ribo, J Sieiro
    Abstract:

    A low noise wideband current mode circuit with 16 bit dynamic range (DR) is presented. It has been designed as input stage of a transimpedance preamplifier for the readout of the cameras of the Cherenkov Telescope Array (CTA) project. A novel current division scheme at the very front end part of circuit is used to split the input current in two or more scaled output currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a dedicated saturation control circuit needed to assure an accurate current division. Two ASIC prototypes have been designed in AMS SiGe BiCMOS 0.35um technology. Measurement results are presented: BW of 500 MHz, DR of 16 bits, input referred ENC below 4000 electrons and relative linearity error below 2%. The current mode circuit can be operated at 3.3 V and lower, with low power consumption (< 10 mW).

M Ribo - One of the best experts on this subject based on the ideXlab platform.

  • wideband 500 mhz 16 bit dynamic range current mode preamplifier for the cta cameras pacta
    Journal of Instrumentation, 2012
    Co-Authors: A Sanuy, D Gascon, J M Paredes, L Garrido, M Ribo, J Sieiro
    Abstract:

    A wideband current mode preamplifier with 16 bits dynamic range (DR) is presented. It has been designed for the cameras of the Cherenkov Telescope Array (CTA). A novel current division scheme at the very front end part of the circuit splits the input current into two scaled currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a saturation control circuit for accurate current division. Measurement results of an ASIC designed in Austriamicrosystems 0.35 μm SiGe technology are presented: 500 MHz BW, 16 bits DR, 10 pA/sqrt(Hz) input referred noise current and relative linearity error below 3%.

  • wideband 500 mhz 16 bit dynamic range current mode input stage for photodetector readout
    IEEE Nuclear Science Symposium, 2011
    Co-Authors: D Gascon, A Sanuy, J M Paredes, M Ribo, J Sieiro
    Abstract:

    A low noise wideband current mode circuit with 16 bit dynamic range (DR) is presented. It has been designed as input stage of a transimpedance preamplifier for the readout of the cameras of the Cherenkov Telescope Array (CTA) project. A novel current division scheme at the very front end part of circuit is used to split the input current in two or more scaled output currents which are connected to independent current mirrors. The mirror of the high Gain Path comprises a dedicated saturation control circuit needed to assure an accurate current division. Two ASIC prototypes have been designed in AMS SiGe BiCMOS 0.35um technology. Measurement results are presented: BW of 500 MHz, DR of 16 bits, input referred ENC below 4000 electrons and relative linearity error below 2%. The current mode circuit can be operated at 3.3 V and lower, with low power consumption (< 10 mW).