Hardware Implementation

14,000,000 Leading Edge Experts on the ideXlab platform

Scan Science and Technology

Contact Leading Edge Experts & Companies

Scan Science and Technology

Contact Leading Edge Experts & Companies

The Experts below are selected from a list of 174339 Experts worldwide ranked by ideXlab platform

Silvia E. Cirstea - One of the best experts on this subject based on the ideXlab platform.

  • Direct Neural-Network Hardware-Implementation Algorithm
    IEEE Transactions on Industrial Electronics, 2010
    Co-Authors: Andrei Dinu, Marcian N. Cirstea, Silvia E. Cirstea
    Abstract:

    An algorithm for compact neural-network Hardware Implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical model digitization, conversion of the digitized model into a logic-gate structure, and Hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm Implementation, generating an optimized very high speed integrated circuit Hardware description language code. This strategy bridges the gap between ANN design software and Hardware design packages (Xilinx). Although the method is directly applicable only to neurons with step activation functions, it can be extended to sigmoidal functions.

Orly Yadidpecht - One of the best experts on this subject based on the ideXlab platform.

  • Hardware Implementation of a digital watermarking system for video authentication
    IEEE Transactions on Circuits and Systems for Video Technology, 2013
    Co-Authors: Xin Li, Y Shoshan, Alexander Fish, Orly Yadidpecht
    Abstract:

    This paper presents a Hardware Implementation of a digital watermarking system that can insert invisible, semifragile watermark information into compressed video streams in real time. The watermark embedding is processed in the discrete cosine transform domain. To achieve high performance, the proposed system architecture employs pipeline structure and uses parallelism. Hardware Implementation using field programmable gate array has been done, and an experiment was carried out using a custom versatile breadboard for overall performance evaluation. Experimental results show that a Hardware-based video authentication system using this watermarking technique features minimum video quality degradation and can withstand certain potential attacks, i.e., cover-up attacks, cropping, and segment removal on video sequences. Furthermore, the proposed Hardware-based watermarking system features low power consumption, low cost Implementation, high processing speed, and reliability.

Luiza De Macedo Mourelle - One of the best experts on this subject based on the ideXlab platform.

  • An efficient problem-independent Hardware Implementation of genetic algorithms
    Neurocomputing, 2007
    Co-Authors: Nadia Nedjah, Luiza De Macedo Mourelle
    Abstract:

    In this paper, we propose a massively parallel architecture for Hardware Implementation of genetic algorithms. This design is quite innovative as it provides a viable solution to the fitness computation problem, which depends heavily on the problem-specific knowledge. The proposed architecture is completely independent of such specifics. It implements the fitness computation using a neural network. The Hardware Implementation of the used neural network is stochastic and thus minimise the required Hardware area without much increase in response time. Last but not least, we demonstrate the characteristics of the proposed Hardware and compare it to existing ones.

Andrei Dinu - One of the best experts on this subject based on the ideXlab platform.

  • Direct Neural-Network Hardware-Implementation Algorithm
    IEEE Transactions on Industrial Electronics, 2010
    Co-Authors: Andrei Dinu, Marcian N. Cirstea, Silvia E. Cirstea
    Abstract:

    An algorithm for compact neural-network Hardware Implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical model digitization, conversion of the digitized model into a logic-gate structure, and Hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm Implementation, generating an optimized very high speed integrated circuit Hardware description language code. This strategy bridges the gap between ANN design software and Hardware design packages (Xilinx). Although the method is directly applicable only to neurons with step activation functions, it can be extended to sigmoidal functions.

Xin Li - One of the best experts on this subject based on the ideXlab platform.

  • Hardware Implementation of a digital watermarking system for video authentication
    IEEE Transactions on Circuits and Systems for Video Technology, 2013
    Co-Authors: Xin Li, Y Shoshan, Alexander Fish, Orly Yadidpecht
    Abstract:

    This paper presents a Hardware Implementation of a digital watermarking system that can insert invisible, semifragile watermark information into compressed video streams in real time. The watermark embedding is processed in the discrete cosine transform domain. To achieve high performance, the proposed system architecture employs pipeline structure and uses parallelism. Hardware Implementation using field programmable gate array has been done, and an experiment was carried out using a custom versatile breadboard for overall performance evaluation. Experimental results show that a Hardware-based video authentication system using this watermarking technique features minimum video quality degradation and can withstand certain potential attacks, i.e., cover-up attacks, cropping, and segment removal on video sequences. Furthermore, the proposed Hardware-based watermarking system features low power consumption, low cost Implementation, high processing speed, and reliability.