The Experts below are selected from a list of 6852 Experts worldwide ranked by ideXlab platform
Ranjani Narayan - One of the best experts on this subject based on the ideXlab platform.
-
VLSI Design - Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
-
Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
Gopinath Mahale - One of the best experts on this subject based on the ideXlab platform.
-
VLSI Design - Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
-
Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
S. Bhattacharya - One of the best experts on this subject based on the ideXlab platform.
-
VLSI Design - Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
-
Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
S.k. Nandy - One of the best experts on this subject based on the ideXlab platform.
-
VLSI Design - Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
-
Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
Arnav Goel - One of the best experts on this subject based on the ideXlab platform.
-
VLSI Design - Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
-
Hardware Solution for Real-Time Face Recognition
2015 28th International Conference on VLSI Design, 2015Co-Authors: Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.k. Nandy, S. Bhattacharya, Ranjani NarayanAbstract:The objective of this paper is to come up with a scalable modular Hardware Solution for real-time Face Recognition (FR) on large databases. Existing Hardware Solutions use algorithms with low recognition accuracy suitable for real-time response. In addition, database size for these Solutions is limited by on-chip resources making them unsuitable for practical real-time applications. Due to high computational complexity we do not choose algorithms in literature with superior recognition accuracy. Instead, we come up with a combination of Weighted Modular Principle Component Analysis (WMPCA) and Radial Basis Function Neural Network (RBFNN) which outperforms algorithms used in existing Hardware Solutions on highly illumination and pose variant face databases. We propose a Hardware Solution for real-time FR which uses parallel streams to perform independent modular computations. A salient feature of proposed Hardware Solution is that we store a major part of data on off-chip memory in a novel format, so that latencies experienced accessing off-chip memory does not impact performance. This enables us to work on databases of very large sizes. To test functional correctness, the proposed architecture is synthesized and tested on Virtex-6 LX550T FPGA. This emulated system is able to perform 450 recognitions per second on images of size 128 × 128 with 450 classes.
