Processor Module

14,000,000 Leading Edge Experts on the ideXlab platform

Scan Science and Technology

Contact Leading Edge Experts & Companies

Scan Science and Technology

Contact Leading Edge Experts & Companies

The Experts below are selected from a list of 273 Experts worldwide ranked by ideXlab platform

Bernabe Linares-barranco - One of the best experts on this subject based on the ideXlab platform.

  • An event-driven multi-kernel convolution Processor Module for event-driven vision sensors
    IEEE Journal of Solid-State Circuits, 2012
    Co-Authors: Luis Camuñas-mesa, Antonio J. Acosta-jiménez, Carlos Zamarreno-ramos, Alejandro Linares-barranco, Teresa Serrano-gotarredona, Bernabe Linares-barranco
    Abstract:

    Event-Driven vision sensing is a new way of sensing visual reality in a frame-free manner. This is, the vision sensor (camera) is not capturing a sequence of still frames, as in conventional video and computer vision systems. In Event-Driven sensors each pixel autonomously and asynchronously decides when to send its address out. This way, the sensor output is a continuous stream of address events representing reality dynamically continuously and without constraining to frames. In this paper we present an Event-Driven Convolution Module for computing 2D convolutions on such event streams. The Convolution Module has been designed to assemble many of them for building modular and hierarchical Convolutional Neural Networks for robust shape and pose invariant object recognition. The Convolution Module has multi-kernel capability. This is, it will select the convolution kernel depending on the origin of the event. A proof-of-concept test prototype has been fabricated in a 0.35 μm CMOS process and extensive experimental results are provided. The Convolution Processor has also been combined with an Event-Driven Dynamic Vision Sensor (DVS) for high-speed recognition examples. The chip can discriminate propellers rotating at 2 k revolutions per second, detect symbols on a 52 card deck when browsing all cards in 410 ms, or detect and follow the center of a phosphor oscilloscope trace rotating at 5 KHz.

Wang Shengxin - One of the best experts on this subject based on the ideXlab platform.

  • data processing of voltage regulating station and control system based on rtu
    2018
    Co-Authors: Yang Nan, Wang Shengxin
    Abstract:

    The utility model discloses a data processing of voltage regulating station and control system based on RTU contains the setting and at gas management office's server terminal, still contains the center of assembling and set up the sensor network who comprises a plurality of RTU remote terminal in the voltage regulating station, RTU remote terminal contains GPRS data transmission Module, antenna,Processor Module, pressure sensor, temperature sensor, flow sensor, data pre processing Module, data storage Module, clock Module and power Module the utility model discloses a contain the sensor network that the setting is compriseed a plurality of RTU remote terminal in the voltage regulating station, not only can detect more than one parameter simultaneously, and the cover through sensor network detecting and having improved the detection precision greatly, and carry out data transmission through wireless network, the great manpower resources of having saved are reported to the police whenimproper gas transmission status appearing, make field failure can to timely, effectual processing, avoid producing bigger economic loss.

  • pressure regulation station data processing and control system based on rtu
    2018
    Co-Authors: Yang Nan, Wang Shengxin
    Abstract:

    The invention discloses a pressure regulation station data processing and control system based on a RTU. The system comprises a server terminal arranged at a gas management portion and further comprises a gathering center and the sensor network which is arranged in an adjusting station and is composed of multiple RTU remote terminals, wherein the RTU remote terminal comprises a GPRS data transmission Module, an antenna, a Processor Module, a pressure sensor, a temperature sensor, a flow sensor, a data pre-processing Module, a data storage Module, a clock Module and a power source Module. The sensor network which is arranged in the adjusting station and is composed of the multiple RTU remote terminals is employed, not only can multiple parameters be simultaneously detected, detection precision is substantially improved through coverage detection of the sensor network, data transmission is carried out through the wireless network, manpower resources are substantially saved, alarm is carried out when an abnormal gas transmission state occurs, a field fault can be timely and effectively processed, and bigger economic loss can be avoided.

Xing Tao - One of the best experts on this subject based on the ideXlab platform.

  • Design of AMC Processor Module Based on Loongson2E
    Computer Engineering, 2009
    Co-Authors: Xing Tao
    Abstract:

    This paper introduces the design and implementation of Advanced Mezzanine Card(AMC) Processor Module based on Loongson2E CPU. This Module is compatible with AMC specification and can be used in standard Advanced Telecom Computing Architecture(ATCA) systems. Serial RapidIO interface is equipped for this Module. It can supply sufficient bandwidth for communication and configuration, and makes the Module suitable for embedded interconnection. The chipset and software configuration configuration of Module are given.

John Sartori - One of the best experts on this subject based on the ideXlab platform.

  • recovery driven design exploiting error resilience in design of energy efficient Processors
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012
    Co-Authors: Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori
    Abstract:

    Conventional computer-aided design (CAD) methodologies optimize a Processor Module for correct operation and prohibit timing violations during nominal operation. We propose recovery-driven design, a design approach that optimizes a Processor Module for a target timing error rate (ER) instead of correct operation. The target ER is chosen based on how many errors can be gainfully tolerated by a hardware or software error resilience mechanism. We show that significant power benefits are possible from a recovery-driven design approach that deliberately allows errors caused by voltage overscaling to occur during nominal operation, while relying on an error resilience technique to tolerate these errors. We present a detailed evaluation and analysis of such a CAD methodology that minimizes the power of a Processor Module for a target ER. We show how this design-level methodology can be extended to design recovery-driven Processors-Processors that are optimized to take advantage of hardware or software error resilience. We also discuss a gradual slack recovery-driven design approach that optimizes for a range of ERs to create soft Processors-Processors that have graceful failure characteristics and the ability to trade throughput or output quality for additional energy savings over a range of ERs. We demonstrate significant power benefits over conventional design-11.8% on average over all Modules and ER targets, and up to 29.1% for individual Modules. Processor-level benefits were 19.0%, on average. Benefits increase when recovery-driven design is coupled with an error resilience mechanism or when the number of available voltage domains increases.

  • DAC - Recovery-driven design: a power minimization methodology for error-tolerant Processor Modules
    Proceedings of the 47th Design Automation Conference on - DAC '10, 2010
    Co-Authors: Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori
    Abstract:

    Conventional CAD methodologies optimize a Processor Module for correct operation, and prohibit timing violations during nominal operation. In this paper, we propose recovery-driven design, a design approach that optimizes a Processor Module for a target timing error rate instead of correct operation. We show that significant power benefits are possible from a recovery-driven design flow that deliberately allows errors caused by voltage overscaling ([10],[3]) to occur during nominal operation, while relying on an error recovery technique to tolerate these errors. We present a detailed evaluation and analysis of such a CAD methodology that minimizes the power of a Processor Module for a target error rate. We demonstrate power benefits of up to 25%, 19%, 22%, 24%, 20%, 28%, and 20% versus traditional P&R at error rates of 0.125%, 0.25%, 0.5%, 1%, 2%, 4%, and 8%, respectively. Coupling recovery-driven design with an error recovery technique enables increased efficiency and additional power savings.

Luis Camuñas-mesa - One of the best experts on this subject based on the ideXlab platform.

  • An event-driven multi-kernel convolution Processor Module for event-driven vision sensors
    IEEE Journal of Solid-State Circuits, 2012
    Co-Authors: Luis Camuñas-mesa, Antonio J. Acosta-jiménez, Carlos Zamarreno-ramos, Alejandro Linares-barranco, Teresa Serrano-gotarredona, Bernabe Linares-barranco
    Abstract:

    Event-Driven vision sensing is a new way of sensing visual reality in a frame-free manner. This is, the vision sensor (camera) is not capturing a sequence of still frames, as in conventional video and computer vision systems. In Event-Driven sensors each pixel autonomously and asynchronously decides when to send its address out. This way, the sensor output is a continuous stream of address events representing reality dynamically continuously and without constraining to frames. In this paper we present an Event-Driven Convolution Module for computing 2D convolutions on such event streams. The Convolution Module has been designed to assemble many of them for building modular and hierarchical Convolutional Neural Networks for robust shape and pose invariant object recognition. The Convolution Module has multi-kernel capability. This is, it will select the convolution kernel depending on the origin of the event. A proof-of-concept test prototype has been fabricated in a 0.35 μm CMOS process and extensive experimental results are provided. The Convolution Processor has also been combined with an Event-Driven Dynamic Vision Sensor (DVS) for high-speed recognition examples. The chip can discriminate propellers rotating at 2 k revolutions per second, detect symbols on a 52 card deck when browsing all cards in 410 ms, or detect and follow the center of a phosphor oscilloscope trace rotating at 5 KHz.