Vtune Amplifier

14,000,000 Leading Edge Experts on the ideXlab platform

Scan Science and Technology

Contact Leading Edge Experts & Companies

Scan Science and Technology

Contact Leading Edge Experts & Companies

The Experts below are selected from a list of 75 Experts worldwide ranked by ideXlab platform

Dw Doerfler - One of the best experts on this subject based on the ideXlab platform.

Fabio Baruffa - One of the best experts on this subject based on the ideXlab platform.

  • ECHO-3DHPC: Advance the performance of astrophysics simulations with code modernization.
    arXiv: Distributed Parallel and Cluster Computing, 2018
    Co-Authors: Matteo Bugli, Luigi Iapichino, Fabio Baruffa
    Abstract:

    We present recent developments in the parallelization scheme of ECHO-3DHPC, an efficient astrophysical code used in the modelling of relativistic plasmas. With the help of the Intel Software Development Tools, like Fortran compiler and Profile-Guided Optimization (PGO), Intel MPI library, Vtune Amplifier and Inspector we have investigated the performance issues and improved the application scalability and the time to solution. The node-level performance is improved by $2.3 \times$ and, thanks to the improved threading parallelisation, the hybrid MPI-OpenMP version of the code outperforms the MPI-only, thus lowering the MPI communication overhead.

Baruffa Fabio - One of the best experts on this subject based on the ideXlab platform.

  • ECHO-3DHPC: Advance the performance of astrophysics simulations with code modernization
    2018
    Co-Authors: Bugli Matteo, Iapichino Luigi, Baruffa Fabio
    Abstract:

    We present recent developments in the parallelization scheme of ECHO-3DHPC, an efficient astrophysical code used in the modelling of relativistic plasmas. With the help of the Intel Software Development Tools, like Fortran compiler and Profile-Guided Optimization (PGO), Intel MPI library, Vtune Amplifier and Inspector we have investigated the performance issues and improved the application scalability and the time to solution. The node-level performance is improved by $2.3 \times$ and, thanks to the improved threading parallelisation, the hybrid MPI-OpenMP version of the code outperforms the MPI-only, thus lowering the MPI communication overhead.Comment: 7 pages, 6 figures. Accepted for publication on The Parallel Universe Magazine ( https://software.intel.com/en-us/parallel-universe-magazine

Issam Damaj - One of the best experts on this subject based on the ideXlab platform.

  • High-speed KATAN Ciphers on-a-Chip
    2012 International Conference on Computer Systems and Industrial Informatics, 2012
    Co-Authors: Fatma M. Qatan, Issam Damaj
    Abstract:

    Security in embedded systems has become a main requirement in modern electronic devices. The demand for low-cost and highly secure cryptographic algorithms is increasingly growing in fields such as mobile telecommunications, handheld devices, etc. In this paper, we analyze and evaluate the development of cheap and relatively fast hardware implementations of the KATAN family of block ciphers. KATAN is a family of six hardware oriented block ciphers. All KATAN ciphers share an 80-bit key and have 32, 48, or 64-bit blocks. We use VHDL under Altera Quartus in conjunction with ModelSim to implement and analyze our hardware designs. The developed designs are mapped onto high-performance Field Programmable Gate Arrays. We compare our findings with similar hardware implementations and C software versions of the algorithms. The performance analysis of the C implementations is done using Intel Vtune Amplifier running on Dell precision T7500 with its dual quad-core Xeon processor and 24 GB of RAM. The obtained results show better performance when compared with existing hardware and software implementations.

Damaj Issam - One of the best experts on this subject based on the ideXlab platform.

  • High-speed KATAN Ciphers on-a-Chip
    'Institute of Electrical and Electronics Engineers (IEEE)', 2020
    Co-Authors: Qatan Fatma, Damaj Issam
    Abstract:

    Security in embedded systems has become a main requirement in modern electronic devices. The demand for low-cost and highly secure cryptographic algorithms is increasingly growing in fields such as mobile telecommunications, handheld devices, etc. In this paper, we analyze and evaluate the development of cheap and relatively fast hardware implementations of the KATAN family of block ciphers. KATAN is a family of six hardware oriented block ciphers. All KATAN ciphers share an 80-bit key and have 32, 48, or 64-bit blocks. We use VHDL under Altera Quartus in conjunction with ModelSim to implement and analyze our hardware designs. The developed designs are mapped onto high-performance Field Programmable Gate Arrays. We compare our findings with similar hardware implementations and C software versions of the algorithms. The performance analysis of the C implementations is done using Intel Vtune Amplifier running on Dell precision T7500 with its dual quad-core Xeon processor and 24 GB of RAM. The obtained results show better performance when compared with existing hardware and software implementations.Comment: 6 pages, 8 figures, 5 table