Reconfigurable Logic

14,000,000 Leading Edge Experts on the ideXlab platform

Scan Science and Technology

Contact Leading Edge Experts & Companies

Scan Science and Technology

Contact Leading Edge Experts & Companies

The Experts below are selected from a list of 8145 Experts worldwide ranked by ideXlab platform

Simone Raoux - One of the best experts on this subject based on the ideXlab platform.

  • phase change materials
    Annual Review of Materials Research, 2009
    Co-Authors: Simone Raoux
    Abstract:

    Phase change materials (PCMs) can exist in at least two different phases (an amorphous and one or more crystalline phases), and they can be switched repeatedly between these phases. The different phases have distinctly different physical properties such as electrical conductivity, optical reflectivity, mass density, or thermal conductivity. These differences and the repeatability of the switching give these materials the ability to store information. Rewritable compact discs, digital versatile discs, and Blu-ray™ discs store information in thin films of PCMs, using the difference in reflectivity between the phases as the storage mechanism. A novel solid-state memory technology that applies the difference in electrical resistivity is currently being developed, and possible future applications include Reconfigurable Logic. This article reviews the unique set of properties of PCMs and their current and future applications.

  • Phase change materials : science and applications
    2009
    Co-Authors: Simone Raoux, Matthias Wutting
    Abstract:

    History of Phase Change Memories.- History of Phase Change Memories.- Material Science: Theory and Experiment.- Density Functional Theory Calculations for Phase Change Materials.- Nature of Glasses.- Structure of Amorphous Ge-Sb-Te Solids.- Experimental Methods for Material Selection in Phase-change Recording.- Scaling Properties of Phase Change Materials.- Crystallization Kinetics.- Short and Long-Range Order in Phase Change Materials.- Optical and Electrical Properties of Phase Change Materials.- Development of Materials for Third Generation Optical Storage Media.- Novel Deposition Methods.- Applications: Optical, Solid State Memory and Reconfigurable Logic.- Optical Memory: From 1st to 3rd Generation and its Future.- 4th Generation Optical Memories Based on Super-resolution Near-field structure (Super-RENS) and Near-field Optics.- Phase Change Memory Device Modeling.- Phase Change Random Access Memory Advanced Prototype Devices and Scaling.- Phase Change Memory Cell Concepts and Designs.- Phase Change Random Access Memory Integration.- Reconfigurable Logic.

Junsaku Nitta - One of the best experts on this subject based on the ideXlab platform.

  • spin transistor electronics an overview and outlook
    Proceedings of the IEEE, 2010
    Co-Authors: Satoshi Sugahara, Junsaku Nitta
    Abstract:

    Spin transistors are a new concept device that unites an ordinary transistor with the useful functions of a spin (magnetoresistive) device. They are expected to be a building block for novel integrated circuits employing spin degrees of freedom. The interesting features of spin transistors are nonvolatile information storage and Reconfigurable output characteristics: these are very useful and suitable functionalities for various new integrated circuit architectures that are inaccessible to ordinary transistor circuits. This article reviews the current status and outlook of spin transistors from the viewpoint of integrated circuit applications. The device structure, operating principle, performance, and features of various spin transistors are discussed. The fundamental and key phenomena/technologies for spin injection, transport, and manipulation in semiconductors and the integrated circuit applications of spin transistors to nonvolatile Logic and Reconfigurable Logic are also described.

Vijaykrishnan Narayanan - One of the best experts on this subject based on the ideXlab platform.

  • a synthesis algorithm for Reconfigurable single electron transistor arrays
    ACM Journal on Emerging Technologies in Computing Systems, 2013
    Co-Authors: Yungchih Chen, Yuan Xie, Soumya Eachempati, Chunyao Wang, Suman Datta, Vijaykrishnan Narayanan
    Abstract:

    Reducing power consumption has become one of the primary challenges in chip design, and therefore significant efforts are being devoted to find holistic solutions on power reduction from the device level up to the system level. Among a plethora of low power devices that are being explored, single-electron transistors (SETs) at room temperature are particularly attractive. Although prior work has proposed a binary decision diagram-based Reconfigurable Logic architecture using SETs, it lacks an automatic synthesis algorithm for the architecture. Consequently, in this work, we develop a product-term-based approach that synthesizes a Logic circuit by mapping all its product terms into the SET architecture. The experimental results show the effectiveness and efficiency of the proposed approach on a set of MCNC benchmarks.

  • automated mapping for Reconfigurable single electron transistor arrays
    Design Automation Conference, 2011
    Co-Authors: Yungchih Chen, Yuan Xie, Soumya Eachempati, Chunyao Wang, Suman Datta, Vijaykrishnan Narayanan
    Abstract:

    Reducing power consumption has become one of the primary challenges in chip design, and therefore significant efforts are being devoted to find holistic solutions on power reduction from the device level up to the system level. Among a plethora of low power devices that are being explored, single-electron transistors (SETs) at room temperature are particularly attractive. Although prior work has proposed a binary decision diagram-based Reconfigurable Logic architecture using SETs, it lacks an automated synthesis tool for the device. Consequently, in this work, we develop a product-term-based approach that synthesizes a Logic circuit by mapping all its product terms into the SET architecture. The experimental results show the effectiveness and efficiency of the proposed approach on a set of MCNC benchmarks.

Satoshi Sugahara - One of the best experts on this subject based on the ideXlab platform.

  • spin transistor electronics an overview and outlook
    Proceedings of the IEEE, 2010
    Co-Authors: Satoshi Sugahara, Junsaku Nitta
    Abstract:

    Spin transistors are a new concept device that unites an ordinary transistor with the useful functions of a spin (magnetoresistive) device. They are expected to be a building block for novel integrated circuits employing spin degrees of freedom. The interesting features of spin transistors are nonvolatile information storage and Reconfigurable output characteristics: these are very useful and suitable functionalities for various new integrated circuit architectures that are inaccessible to ordinary transistor circuits. This article reviews the current status and outlook of spin transistors from the viewpoint of integrated circuit applications. The device structure, operating principle, performance, and features of various spin transistors are discussed. The fundamental and key phenomena/technologies for spin injection, transport, and manipulation in semiconductors and the integrated circuit applications of spin transistors to nonvolatile Logic and Reconfigurable Logic are also described.

  • Reconfigurable Logic gates using single electron spin transistors
    Japanese Journal of Applied Physics, 2007
    Co-Authors: Pham Nam Hai, Satoshi Sugahara, Masaaki Tanaka
    Abstract:

    We propose and numerically analyze novel Reconfigurable Logic gates using "single-electron spin transistors" (SESTs), which are single-electron transistors (SETs) with ferromagnetic electrodes and islands. The output characteristics of a SEST depend on the relative magnetization configuration of the ferromagnetic island with respect to the magnetization of the source and the drain, i.e., high current drive capability in parallel magnetization and low current drive capability in antiparallel magnetization. The summation of multiple input signals can be achieved by directly coupling multiple input gate electrodes to the SEST island, without using a floating gate. A Tucker-type inverter with a variable threshold voltage, a Reconfigurable AND/OR Logic gate, and a Reconfigurable Logic gate for all symmetric Boolean functions are proposed and simulated using the Monte Carlo method.

Dmitri B. Strukov - One of the best experts on this subject based on the ideXlab platform.

  • Memristor-CMOS hybrid integrated circuits for Reconfigurable Logic
    Nano Letters, 2009
    Co-Authors: Qiangfei Xia, Thomas J. Cardinali, Warren Robinett, Michael W Cumbie, Neel Banerjee, William M. Tong, J. Joshua Yang, Wei Wu, Xuema Li, Dmitri B. Strukov
    Abstract:

    Hybrid Reconfigurable Logic circuits were fabricated by integrating memristor-based crossbars onto a foundry-built CMOS (complementary metal-oxide-semiconductor) platform using nanoimprint lithography, as well as materials and processes that were compatible with the CMOS. Titanium dioxide thin-film memristors served as the configuration bits and switches In a data routing network and were connected to gate-level CMOS components that acted as Logic elements, In a manner similar to a field programmable gate array, We analyzed the chips using a purpose-built testing system, and demonstrated the ability to configure individual devices, use them to wire up various Logic gates and a flip-flop, and then reconfigure devices.