The Experts below are selected from a list of 10494 Experts worldwide ranked by ideXlab platform
D. Schmitt-landsiedel - One of the best experts on this subject based on the ideXlab platform.
-
ISCAS (1) - A low-voltage MOSFET-only /spl Sigma//spl Delta/ modulator for speech band applications using depletion-mode MOS-capacitors in combined series and Parallel Compensation
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 1Co-Authors: T Tille, Jens Sauerbrey, D. Schmitt-landsiedelAbstract:An area-efficient high-linearity MOSFET-only /spl Sigma//spl Delta/ modulator using depletion-mode MOS-capacitors in combined series and Parallel Compensation technique is presented. The new approach joins the advantages of the series and Parallel Compensation of depletion-mode MOS-capacitors, achieving an optimum of linearity and area efficiency. The 2/sup nd/-order fully-differential MOSFET-Only /spl Sigma//spl Delta/ modulator was implemented in a standard 0.25 /spl mu/m n-well digital CMOS process without extra layers for capacitors. The circuit operates at 1.8 V supply voltage, consumes 1 mW and achieves a SNR of 77 dB and a SNDR of 71 dB at a signal bandwidth of 8 kHz. The occupied core area is 0.06 mm/sup 2/.
T Tille - One of the best experts on this subject based on the ideXlab platform.
-
a low voltage mosfet only spl sigma spl delta modulator for speech band applications using depletion mode mos capacitors in combined series and Parallel Compensation
International Symposium on Circuits and Systems, 2001Co-Authors: T Tille, Jens Sauerbrey, D SchmittlandsiedelAbstract:An area-efficient high-linearity MOSFET-only /spl Sigma//spl Delta/ modulator using depletion-mode MOS-capacitors in combined series and Parallel Compensation technique is presented. The new approach joins the advantages of the series and Parallel Compensation of depletion-mode MOS-capacitors, achieving an optimum of linearity and area efficiency. The 2/sup nd/-order fully-differential MOSFET-Only /spl Sigma//spl Delta/ modulator was implemented in a standard 0.25 /spl mu/m n-well digital CMOS process without extra layers for capacitors. The circuit operates at 1.8 V supply voltage, consumes 1 mW and achieves a SNR of 77 dB and a SNDR of 71 dB at a signal bandwidth of 8 kHz. The occupied core area is 0.06 mm/sup 2/.
-
ISCAS (1) - A low-voltage MOSFET-only /spl Sigma//spl Delta/ modulator for speech band applications using depletion-mode MOS-capacitors in combined series and Parallel Compensation
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 1Co-Authors: T Tille, Jens Sauerbrey, D. Schmitt-landsiedelAbstract:An area-efficient high-linearity MOSFET-only /spl Sigma//spl Delta/ modulator using depletion-mode MOS-capacitors in combined series and Parallel Compensation technique is presented. The new approach joins the advantages of the series and Parallel Compensation of depletion-mode MOS-capacitors, achieving an optimum of linearity and area efficiency. The 2/sup nd/-order fully-differential MOSFET-Only /spl Sigma//spl Delta/ modulator was implemented in a standard 0.25 /spl mu/m n-well digital CMOS process without extra layers for capacitors. The circuit operates at 1.8 V supply voltage, consumes 1 mW and achieves a SNR of 77 dB and a SNDR of 71 dB at a signal bandwidth of 8 kHz. The occupied core area is 0.06 mm/sup 2/.
Jens Sauerbrey - One of the best experts on this subject based on the ideXlab platform.
-
a low voltage mosfet only spl sigma spl delta modulator for speech band applications using depletion mode mos capacitors in combined series and Parallel Compensation
International Symposium on Circuits and Systems, 2001Co-Authors: T Tille, Jens Sauerbrey, D SchmittlandsiedelAbstract:An area-efficient high-linearity MOSFET-only /spl Sigma//spl Delta/ modulator using depletion-mode MOS-capacitors in combined series and Parallel Compensation technique is presented. The new approach joins the advantages of the series and Parallel Compensation of depletion-mode MOS-capacitors, achieving an optimum of linearity and area efficiency. The 2/sup nd/-order fully-differential MOSFET-Only /spl Sigma//spl Delta/ modulator was implemented in a standard 0.25 /spl mu/m n-well digital CMOS process without extra layers for capacitors. The circuit operates at 1.8 V supply voltage, consumes 1 mW and achieves a SNR of 77 dB and a SNDR of 71 dB at a signal bandwidth of 8 kHz. The occupied core area is 0.06 mm/sup 2/.
-
ISCAS (1) - A low-voltage MOSFET-only /spl Sigma//spl Delta/ modulator for speech band applications using depletion-mode MOS-capacitors in combined series and Parallel Compensation
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 1Co-Authors: T Tille, Jens Sauerbrey, D. Schmitt-landsiedelAbstract:An area-efficient high-linearity MOSFET-only /spl Sigma//spl Delta/ modulator using depletion-mode MOS-capacitors in combined series and Parallel Compensation technique is presented. The new approach joins the advantages of the series and Parallel Compensation of depletion-mode MOS-capacitors, achieving an optimum of linearity and area efficiency. The 2/sup nd/-order fully-differential MOSFET-Only /spl Sigma//spl Delta/ modulator was implemented in a standard 0.25 /spl mu/m n-well digital CMOS process without extra layers for capacitors. The circuit operates at 1.8 V supply voltage, consumes 1 mW and achieves a SNR of 77 dB and a SNDR of 71 dB at a signal bandwidth of 8 kHz. The occupied core area is 0.06 mm/sup 2/.
Philip K. T. Mok - One of the best experts on this subject based on the ideXlab platform.
-
A dual-path bandwidth extension amplifier topology with dual-loop Parallel Compensation
IEEE Journal of Solid-State Circuits, 2003Co-Authors: Hoi Lee, Ka Nang Leung, Philip K. T. MokAbstract:A dual-path amplifier topology with dual-loop Parallel Compensation technique is proposed for low-power three-stage amplifiers. By using two Parallel high-speed paths for high-frequency signal propagation, there is no passive capacitive feedback network loaded at the amplifier output. Both the bandwidth and slew rate are thus significantly improved. Implemented in a 0.6-/spl mu/m CMOS process, the proposed three-stage amplifier has over 100-dB gain, 7-MHz gain-bandwidth product, and 3.3-V//spl mu/s average slew rate while only dissipating 330 /spl mu/W at 1.5 V, when driving a 25-k/spl Omega///120-pF load. The proposed amplifier achieves at least two times improvement in bandwidth-to-power and slew-rate-to-power efficiencies than all other reported multistage amplifiers using different Compensation topologies.
Chen Li-xiu - One of the best experts on this subject based on the ideXlab platform.
-
A new type of contactless power transmission system
Chinese Journal of Power Sources, 2011Co-Authors: Chen Li-xiuAbstract:In this paper,a new type of AC-AC type contactless power transmission system was introduced,and the Parallel Compensation used in its primary coil and secondary coil was analyzed.Phase locked loop technique was adopted to improve its frequency stability and the maximum power transmission was guaranteed.Finally,the simulation results prove the feasibility of the system,which can decrease the volume,reduce the costs and improve the stability.
