The Experts below are selected from a list of 1698 Experts worldwide ranked by ideXlab platform
Gkountoumis Panagiotis - One of the best experts on this subject based on the ideXlab platform.
-
Design and development of the Level-1 Data Driver Card (L1DDC) for the New Small Wheel upgrade of the ATLAS experiment at CERN
2019Co-Authors: Gkountoumis PanagiotisAbstract:ATLAS is one of the four main experiments located in the Large Hardon Collider at CERN. During Long Shutdown 2 (2019-2020) the innermost muon stations of ATLAS called the Small Wheels will be replaced by the New Small Wheel upgrade project. This upgrade is motivated by the high Particle flux (up to 15 kHz/cm2), the high radiation during Run-3 (2021-2023) and ultimate luminosity of 7.5 × 10^(34) cm^(-2) s^-1 expected in High-Luminosity Large Hadron Collider (after 2026). The number of interactions per bunch-crossing (every 25 ns) will be increased upto 140, resulting in a dramatically large amount of produced data. The New Small Wheel is a set of precision tracking and trigger detectors able to work at high rates with excellent real-time spatial and time resolution. The new detectors consist of the resistive Micromegas and the small-strip Thin Gap Chambers. Furthermore, a radiation dose up to 1700 Gy (innermost radius) and a magnetic field up to 0.4 T in the end cap region, create a hostile environment for the front-end electronics. To read out the large number of electronic channels (~2.1 million for the Micromegas and ∼332 thousand for the sTGC) and in order to survive in such a harsh envi- ronment new electronics must be fabricated and installed. In addition, correction mechanisms for Single Event Upsets (this is a change of state caused by a high-energy Particle Strike to a micro-electronic device) must be implemented to assure the integrity of the transmitted data. The whole readout and trigger architecture of the NSW was redesigned including the fabrication of new electronic boards and Application Specific Integrated Circuits compatible even with the Run-4 data rates. The aim of this dissertation was the research and development of the Level-1 Data Driver Card which is part of the data acquisition system for both detector technologies and consists of radiation tolerant components. The development of the cards included a series of prototypes and their extensive testing independently, and as part of the final system as well. A major and extensive study to make these cards compatible even with the future (and demanding) upgrades of the experiment was performed. Up to now, eight different versions of these cards have been manufactured and tested. The latest prototypes, after their debugging, are the reference cards for mass production of 1056 Level-1 Data Driver Cards. Additionally for the needs of the experiment and for a more complete control and testing of the cards and the final system, a series of Front-Ends, a Low Voltage distributor and a series of auxiliary cards were designed and fabricated. Furthermore for the testing procedure of the boards different pieces of firmware were de- veloped using the Very High Speed Integrated Circuit Hardware Description Language. This development includes communication of the control system with the Level-1 Data Driver Card through optical link, the programming of the Application Specific Integrated Circuits on the Level-1 Data Driver Card card, the acquisition of environmental variables (voltage levels and temperatures) and their evaluation by a personal computer through the Ethernet interface and UDP/IP protocols. In order to validate the final system, a low-level code was also developed, tested and debugged to configure the Venetis MicroMegas Application Specific Integrated Cir- cuit (on the Front-Ends) to collect data from the detectors and transfer them via the UDP/IP protocol to a computer for storage and subsequent evaluation
-
Έρευνα και ανάπτυξη του συστήματος λήψης δεδομένων με τη χρήση της κάρτας Level-1 Data Driver Card (L1DDC) για την αναβάθμιση του πειράματος ATLAS
Εθνικό Μετσόβιο Πολυτεχνείο (ΕΜΠ), 2019Co-Authors: Gkountoumis Panagiotis, Γκουντούμης ΠαναγιώτηςAbstract:ATLAS is one of the four main experiments located in the Large Hardon Collider at CERN.During Long Shutdown 2 (2019-2020) the innermost muon stations of ATLAS called the Small Wheels will be replaced by the New Small Wheel upgrade project. This upgrade is motivated by the high Particle ux (up to 15 kHz/cm2), the high radiation during Run-3 (2021-2023) and ultimate luminosity of 7.5 × 1034 cm−2 s−1 expected in High-Luminosity Large Hadron Collider (after 2026). The number of interactions per bunch-crossing (every 25 ns) will be increased up to 140, resulting in a dramatically large amount of produced data. The New Small Wheel is a set of precision tracking and trigger detectors able to work at high rates with excellent real-time spatial and time resolution. The new detectors consist of the resistive Micromegas and the small-strip Thin Gap Chambers. Furthermore, a radiation dose up to 1700 Gy (innermost radius) and a magnetic eld up to 0.4 T in the end cap region, create a hostile environment for the front-end electronics. To read out the large number of electronic channels (about 2.1 million for the Micromegas and about 332 thousand for the sTGC) and in order to survive in such a harsh environment new electronics must be fabricated and installed. In addition, correction mechanisms for Single Event Upsets (this is a change of state caused by a high-energy Particle Strike to a micro-electronic device) must be implemented to assure the integrity of the transmitted data. The whole readout and trigger architecture of the NSW was redesigned including the fabrication of new electronic boards and Application Specic Integrated Circuits compatible even with the Run-4 data rates. The aim of this dissertation was the research and development of the Level-1 Data Driver Card which is part of the data acquisition system for both detector technologies and consists of radiation tolerant components. The development of the cards included a series of prototypes and their extensive testing independently, and as part of the nal system as well. A major andextensive study to make these cards compatible even with the future (and demanding) upgrades of the experiment was performed. Up to now, eight dierent versions of these cards have been manufactured and tested. The latest prototypes, after their debugging, are the reference cards for mass production of 1056 Level-1 Data Driver Cards. Additionally for the needs of the experiment and for a more complete control and testing of the cards and the nal system, a series of Front-Ends, a Low Voltage distributor and a series of auxiliary cards were designed and fabricated. Furthermore for the testing procedure of the boards dierent pieces of rmware were developed using the Very High Speed Integrated Circuit Hardware Description Language. This development includes communication of the control system with the Level-1 Data Driver Card through optical link, the programming of the Application Specic Integrated Circuits on the Level-1 Data Driver Card card, the acquisition of environmental variables (voltage levels and temperatures) and their evaluation by a personal computer through the Ethernet interface and UDP/IP protocols. In order to validate the nal system, a low-level code was also developed, tested and debugged to congure the Venetis MicroMegas Application Specic Integrated Circuit (on the Front-Ends) to collect data from the detectors and transfer them via the UDP/IP protocol to a computer for storage and subsequent evaluation.Το ATLAS είναι ένα από τα τέσσερα ϐασικά πειράµατα που ϐρίσκονται στο µεγάλο επιταχυντή αδρονίων του CERN. Στις µελλοντικές αναβαθµίσεις οι ανιχνευτές που ϐρίσκονται στους εσωτερικούς τροχούς που ονοµάζονται Small Wheels, ϑα αντικατασταθούν από ανιχνευτές νέας γενιάς, οι οποίοι προσφέρουν δυνατότητες σκανδαλισµού και τροχιών ακριβείας. Η αναβάθµιση αυτή κρίθηκε αναγκαία από τις υψηλές ϱοές σωµατιδίων (µέχρι 15 kHz/cm2), απο την υψηλή ακτινοβολία που αναµένεται κατά τη διάρκεια του Run-3 (2021-2023) και την µέγιστη στιγµιαία ϕωτεινότητα 7.5 × 1034 cm−2s−1 στον Υψηλής Φωτεινότητας Μεγάλο Επιταχυντή Αδρονίων (µετά το 2026). Ο αϱιθµός των αλληλεπιδράσεων ανά διέλευση δέσµης (κάθε 25 ns) ϑα αυξηθεί στις 140, µε αποτέλεσμα ένα δραµατικά µεγάλο όγκο παραγόµενων δεδοµένων. Οι ανιχνευτές του New Small Wheel ϑα µπορούν να λειτουργούν σε υψηλές ταχύτητες µε εξαιρετική χωρική και χρονική ανάλυσησε πραγµατικό χρόνο. Οι νέοι ανιχνευτές αποτελούνται από τους αντιστατικούς ϑαλάµους micromegas και τους small-strip Thin Gap Chambers. Ωστόσο, ακτινοβολία έως 1700 Gy (στην εσωτερική ακτίνα) και το µαγνητικό πεδίο µέχρι 0.4 T στην περιοχή του τελικού καλύµµατος, δηµιουργούν ένα εχθρικό περιβάλλον για τα ηλεκτρονικά. Για την ανάγνωση του υψηλού αριθµού ηλεκτρονικών καναλιών (περίπου 2.1 εκατοµµύρια για τους micromegas και περίπου 332 χιλιάδες κανάλια για τους small-strip Thin Gap Chamber) και για την αντοχή στο τόσο δυσχερές περιβάλλον πρέπει να κατασκευαστούν και να εγκατασταθούν νέα ηλεκτρονικά. Επιπροσθέτως, πρέπει να εφαρµοστούν µηχανισµοί διόρθωσης για ανατροπές µεµονωµένων συµβάντων (Single Event Upsets (SEU) - αλλαγή της κατάστασης που προκαλείται όταν ένα σωµατίδιο υψηλής ενέργειας χτυπάει σε µια µικρο-ηλεκτρονική συσκευή) προκειµένου να διασφαλιστεί η ακεραιότητα των µεταδιδόµενων δεδοµένων. Η όλη διαδροµή ανάγνωσης και σκανδαλισµού του New Small Wheel επανασχεδιάστηκε και περιλαµβάνει την κατασκευή νέων ηλεκτρονικών καρτών και ολοκληρωµένων κυκλωµάτων ειδικού σκοπού συµβατών ακόµη και µε τις ϱοές των δεδοµένων του Run-3. Η ανάπτυξη των καρτών περιελάµβανε µια σειρά από πρότυπες κάρτες και τον εκτενή έλεγχό τους µεµονωµένα αλλά και σαν µέρος του τελικού συστήµατος. Επίσης πραγµατοποιήθηκε σηµαντική µελέτη για να µπορέσουν οι κάρτες αυτές να είναι συµβατές ακόµα και για τις µελλοντικές (και πιο απαιτητικές) αναβαθµίσεις του πειράµατος. Μέχρι σήµερα έχουν κατασκευαστεί και ελεγχθεί οκτώ διαφορετικές εκδόσεις των καρτών αυτών. Τα τελευταία πρότυπα, έπειτα από αποσφαλµάτωση αποτελούν και τις κάρτες αναφοράς για τη µαζική παραγωγή κατά την οποία ϑα παραχθούν συνολικά 1056 κάρτες Level-1 Data Driver Card. Πρόσθετα για τις ανάγκες του πειράµατος αλλά και για έναν πιο ολοκληρωµένο έλεγχο των καρτών και του τελικού συστήµατος σχεδιάστηκαν και κατασκευάστηκαν µια σειρά από τελικές κάρτες, κάρτες διανοµής συνεχούς ϱεύµατος και µια σειρά από ϐοηθητικές κάρτες. Στόχος της διδακτορικής διατριβής ήταν η έρευνα και ανάπτυξη της κάρτας Level-1 Data Driver Card που αποτελεί µέρος της αλυσίδας ανάγνωσης δεδοµένων και των δύο τεχνολογιών ανιχνευτών και αποτελείται από εξαρτήµατα ανθεκτικά στην ακτινοβολία
Sina Bakhtavari Mamaghani - One of the best experts on this subject based on the ideXlab platform.
-
a nonvolatile low power and highly reliable mram block for advanced microarchitectures
IEEE Transactions on Device and Materials Reliability, 2017Co-Authors: Ramin Rajaei, Sina Bakhtavari MamaghaniAbstract:Following the scale down of complementary metal-oxide semiconductor (CMOS) technology, radiation-induced soft errors have become a concerning issue in CMOS circuit design. Today’s integrated circuits suffer from single event double node upset (SEDU) that takes place when an energetic Particle Strike affects two adjacent nodes. In this letter, a magnetic random access memory block capable of tolerating SEDUs is proposed and evaluated. The proposed circuit utilizes a hybrid design of magnetic and CMOS-based technology that considerably reduces the static power, improves the performance, and offers the advantage of nonvolatility. Simulation results validated that the proposed circuit is fully single event upset and also SEDU immune beside the other advantages offered.
-
ultra low power highly reliable and nonvolatile hybrid mtj cmos based full adder for future vlsi design
IEEE Transactions on Device and Materials Reliability, 2017Co-Authors: Ramin Rajaei, Sina Bakhtavari MamaghaniAbstract:Very large-scale integrated circuit design, based on today’s CMOS technologies, are facing various challenges. Shrinking transistor dimensions, reduction in threshold voltage, and lowering power supply voltage, cause new concerns such as high leakage current, and increase in radiation sensitivity. As a solution for such design challenges, hybrid MTJ/CMOS based design can resolve the issue of leakage power and bring the advantage of nonvolatility. However, radiation-induced soft error is still an issue in such new designs as they need peripheral CMOS components. As a result, these magnetic-based circuits are still susceptive to radiation effects. This paper proposes a radiation hardened and low power magnetic full-adder (MFA) for advanced microprocessors. Comparing with the previous work, the proposed MFA is capable of tolerating any Particle Strike regardless of the induced charge. Besides, our MFA circuit offers a lower energy consumption in write operation as compared with previous counterparts. We also suggest an incremental modification to the proposed MFA circuit to give it the advantage of full nonvolatility for future nonvolatile microprocessors.
Deepak Kachave - One of the best experts on this subject based on the ideXlab platform.
-
spatial and temporal redundancy for transient fault tolerant datapath
IEEE Transactions on Aerospace and Electronic Systems, 2018Co-Authors: Anirban Sengupta, Deepak KachaveAbstract:In application specific integrated circuits used in aircraft control systems the effects of transient fault, both in temporal and spatial domain emanating from a single Particle Strike, cannot be ignored anymore. This is due to scaling of device geometry and surge in frequency. This paper presents novel fault-tolerant high-level synthesis methodology against temporal and spatial impacts of transient at reduced design cost (avg. ∼ 25%) and power (avg. ∼ 48%) than a recent approach.
-
low cost fault tolerance against kc cycle and km unit transient for loop based control data flow graphs during physically aware high level synthesis
Microelectronics Reliability, 2017Co-Authors: Anirban Sengupta, Deepak KachaveAbstract:Abstract Recent literatures have proved that current technologies pose grave reliability concern for digital devices due to possibility of multiple (k m )-unit transient fault (MTF) and multi (k c )-cycle transient fault (MCT) emanating from Particle Strike with moderate linear energy transfer (LET). This has arisen due to massive scaling in device dimensions and surge in device frequency happening so far. In the literature solutions for fault tolerant design, that can address MTF and MCT simultaneously during high level synthesis (HLS) for both loop based and non-loop based applications, does not exist. This paper presents the following novel contributions: (a) novel fault tolerant HLS methodology for simultaneously providing multi-cycle (control step) and multi-unit transient fault tolerance for loop based control data flow graphs (b) novel HLS methodology for low cost design solution through exploration of fault tolerant hardware configuration and loop unrolling factor. Results of the proposed approach on standard benchmarks yielded fault tolerant solutions with significantly reduced design cost (average ~ 27%) and power consumption (average ~ 61%) when compared to a recent similar approach.
-
Particle swarm optimisation driven low cost single event transient fault secured design during architectural synthesis
Institution of Engineering and Technology, 2017Co-Authors: Anirban Sengupta, Deepak KachaveAbstract:Owing to aggressive shrinking in nanometre scale as well as faster devices, Particle Strike manifesting itself into transient fault spanning multiple cycle and multiple units will be the centre-focus of application specific datapath generated through high-level synthesis (HLS)/architectural synthesis. Addressing each problem above separately leads to large area/delay overhead; thus tackling both problems concurrently, leads to huge incurred overhead. To tackle this complex problem, this paper proposes a novel low cost Particle swarm optimisation driven dual modular redundant (DMR) based HLS methodology for generation of a transient fault secured design secured against its temporal and spatial effects. The authors' approach provides a low cost optimised fault secured solution through a Particle swarm optimisation exploration framework based on user area-delay constraints. Results indicated that proposed approach obtains an area overhead reduction of 34.08% and latency overhead reduction of 5.8% compared with a recent approach
Ramin Rajaei - One of the best experts on this subject based on the ideXlab platform.
-
a nonvolatile low power and highly reliable mram block for advanced microarchitectures
IEEE Transactions on Device and Materials Reliability, 2017Co-Authors: Ramin Rajaei, Sina Bakhtavari MamaghaniAbstract:Following the scale down of complementary metal-oxide semiconductor (CMOS) technology, radiation-induced soft errors have become a concerning issue in CMOS circuit design. Today’s integrated circuits suffer from single event double node upset (SEDU) that takes place when an energetic Particle Strike affects two adjacent nodes. In this letter, a magnetic random access memory block capable of tolerating SEDUs is proposed and evaluated. The proposed circuit utilizes a hybrid design of magnetic and CMOS-based technology that considerably reduces the static power, improves the performance, and offers the advantage of nonvolatility. Simulation results validated that the proposed circuit is fully single event upset and also SEDU immune beside the other advantages offered.
-
ultra low power highly reliable and nonvolatile hybrid mtj cmos based full adder for future vlsi design
IEEE Transactions on Device and Materials Reliability, 2017Co-Authors: Ramin Rajaei, Sina Bakhtavari MamaghaniAbstract:Very large-scale integrated circuit design, based on today’s CMOS technologies, are facing various challenges. Shrinking transistor dimensions, reduction in threshold voltage, and lowering power supply voltage, cause new concerns such as high leakage current, and increase in radiation sensitivity. As a solution for such design challenges, hybrid MTJ/CMOS based design can resolve the issue of leakage power and bring the advantage of nonvolatility. However, radiation-induced soft error is still an issue in such new designs as they need peripheral CMOS components. As a result, these magnetic-based circuits are still susceptive to radiation effects. This paper proposes a radiation hardened and low power magnetic full-adder (MFA) for advanced microprocessors. Comparing with the previous work, the proposed MFA is capable of tolerating any Particle Strike regardless of the induced charge. Besides, our MFA circuit offers a lower energy consumption in write operation as compared with previous counterparts. We also suggest an incremental modification to the proposed MFA circuit to give it the advantage of full nonvolatility for future nonvolatile microprocessors.
Γκουντούμης Παναγιώτης - One of the best experts on this subject based on the ideXlab platform.
-
Έρευνα και ανάπτυξη του συστήματος λήψης δεδομένων με τη χρήση της κάρτας Level-1 Data Driver Card (L1DDC) για την αναβάθμιση του πειράματος ATLAS
Εθνικό Μετσόβιο Πολυτεχνείο (ΕΜΠ), 2019Co-Authors: Gkountoumis Panagiotis, Γκουντούμης ΠαναγιώτηςAbstract:ATLAS is one of the four main experiments located in the Large Hardon Collider at CERN.During Long Shutdown 2 (2019-2020) the innermost muon stations of ATLAS called the Small Wheels will be replaced by the New Small Wheel upgrade project. This upgrade is motivated by the high Particle ux (up to 15 kHz/cm2), the high radiation during Run-3 (2021-2023) and ultimate luminosity of 7.5 × 1034 cm−2 s−1 expected in High-Luminosity Large Hadron Collider (after 2026). The number of interactions per bunch-crossing (every 25 ns) will be increased up to 140, resulting in a dramatically large amount of produced data. The New Small Wheel is a set of precision tracking and trigger detectors able to work at high rates with excellent real-time spatial and time resolution. The new detectors consist of the resistive Micromegas and the small-strip Thin Gap Chambers. Furthermore, a radiation dose up to 1700 Gy (innermost radius) and a magnetic eld up to 0.4 T in the end cap region, create a hostile environment for the front-end electronics. To read out the large number of electronic channels (about 2.1 million for the Micromegas and about 332 thousand for the sTGC) and in order to survive in such a harsh environment new electronics must be fabricated and installed. In addition, correction mechanisms for Single Event Upsets (this is a change of state caused by a high-energy Particle Strike to a micro-electronic device) must be implemented to assure the integrity of the transmitted data. The whole readout and trigger architecture of the NSW was redesigned including the fabrication of new electronic boards and Application Specic Integrated Circuits compatible even with the Run-4 data rates. The aim of this dissertation was the research and development of the Level-1 Data Driver Card which is part of the data acquisition system for both detector technologies and consists of radiation tolerant components. The development of the cards included a series of prototypes and their extensive testing independently, and as part of the nal system as well. A major andextensive study to make these cards compatible even with the future (and demanding) upgrades of the experiment was performed. Up to now, eight dierent versions of these cards have been manufactured and tested. The latest prototypes, after their debugging, are the reference cards for mass production of 1056 Level-1 Data Driver Cards. Additionally for the needs of the experiment and for a more complete control and testing of the cards and the nal system, a series of Front-Ends, a Low Voltage distributor and a series of auxiliary cards were designed and fabricated. Furthermore for the testing procedure of the boards dierent pieces of rmware were developed using the Very High Speed Integrated Circuit Hardware Description Language. This development includes communication of the control system with the Level-1 Data Driver Card through optical link, the programming of the Application Specic Integrated Circuits on the Level-1 Data Driver Card card, the acquisition of environmental variables (voltage levels and temperatures) and their evaluation by a personal computer through the Ethernet interface and UDP/IP protocols. In order to validate the nal system, a low-level code was also developed, tested and debugged to congure the Venetis MicroMegas Application Specic Integrated Circuit (on the Front-Ends) to collect data from the detectors and transfer them via the UDP/IP protocol to a computer for storage and subsequent evaluation.Το ATLAS είναι ένα από τα τέσσερα ϐασικά πειράµατα που ϐρίσκονται στο µεγάλο επιταχυντή αδρονίων του CERN. Στις µελλοντικές αναβαθµίσεις οι ανιχνευτές που ϐρίσκονται στους εσωτερικούς τροχούς που ονοµάζονται Small Wheels, ϑα αντικατασταθούν από ανιχνευτές νέας γενιάς, οι οποίοι προσφέρουν δυνατότητες σκανδαλισµού και τροχιών ακριβείας. Η αναβάθµιση αυτή κρίθηκε αναγκαία από τις υψηλές ϱοές σωµατιδίων (µέχρι 15 kHz/cm2), απο την υψηλή ακτινοβολία που αναµένεται κατά τη διάρκεια του Run-3 (2021-2023) και την µέγιστη στιγµιαία ϕωτεινότητα 7.5 × 1034 cm−2s−1 στον Υψηλής Φωτεινότητας Μεγάλο Επιταχυντή Αδρονίων (µετά το 2026). Ο αϱιθµός των αλληλεπιδράσεων ανά διέλευση δέσµης (κάθε 25 ns) ϑα αυξηθεί στις 140, µε αποτέλεσμα ένα δραµατικά µεγάλο όγκο παραγόµενων δεδοµένων. Οι ανιχνευτές του New Small Wheel ϑα µπορούν να λειτουργούν σε υψηλές ταχύτητες µε εξαιρετική χωρική και χρονική ανάλυσησε πραγµατικό χρόνο. Οι νέοι ανιχνευτές αποτελούνται από τους αντιστατικούς ϑαλάµους micromegas και τους small-strip Thin Gap Chambers. Ωστόσο, ακτινοβολία έως 1700 Gy (στην εσωτερική ακτίνα) και το µαγνητικό πεδίο µέχρι 0.4 T στην περιοχή του τελικού καλύµµατος, δηµιουργούν ένα εχθρικό περιβάλλον για τα ηλεκτρονικά. Για την ανάγνωση του υψηλού αριθµού ηλεκτρονικών καναλιών (περίπου 2.1 εκατοµµύρια για τους micromegas και περίπου 332 χιλιάδες κανάλια για τους small-strip Thin Gap Chamber) και για την αντοχή στο τόσο δυσχερές περιβάλλον πρέπει να κατασκευαστούν και να εγκατασταθούν νέα ηλεκτρονικά. Επιπροσθέτως, πρέπει να εφαρµοστούν µηχανισµοί διόρθωσης για ανατροπές µεµονωµένων συµβάντων (Single Event Upsets (SEU) - αλλαγή της κατάστασης που προκαλείται όταν ένα σωµατίδιο υψηλής ενέργειας χτυπάει σε µια µικρο-ηλεκτρονική συσκευή) προκειµένου να διασφαλιστεί η ακεραιότητα των µεταδιδόµενων δεδοµένων. Η όλη διαδροµή ανάγνωσης και σκανδαλισµού του New Small Wheel επανασχεδιάστηκε και περιλαµβάνει την κατασκευή νέων ηλεκτρονικών καρτών και ολοκληρωµένων κυκλωµάτων ειδικού σκοπού συµβατών ακόµη και µε τις ϱοές των δεδοµένων του Run-3. Η ανάπτυξη των καρτών περιελάµβανε µια σειρά από πρότυπες κάρτες και τον εκτενή έλεγχό τους µεµονωµένα αλλά και σαν µέρος του τελικού συστήµατος. Επίσης πραγµατοποιήθηκε σηµαντική µελέτη για να µπορέσουν οι κάρτες αυτές να είναι συµβατές ακόµα και για τις µελλοντικές (και πιο απαιτητικές) αναβαθµίσεις του πειράµατος. Μέχρι σήµερα έχουν κατασκευαστεί και ελεγχθεί οκτώ διαφορετικές εκδόσεις των καρτών αυτών. Τα τελευταία πρότυπα, έπειτα από αποσφαλµάτωση αποτελούν και τις κάρτες αναφοράς για τη µαζική παραγωγή κατά την οποία ϑα παραχθούν συνολικά 1056 κάρτες Level-1 Data Driver Card. Πρόσθετα για τις ανάγκες του πειράµατος αλλά και για έναν πιο ολοκληρωµένο έλεγχο των καρτών και του τελικού συστήµατος σχεδιάστηκαν και κατασκευάστηκαν µια σειρά από τελικές κάρτες, κάρτες διανοµής συνεχούς ϱεύµατος και µια σειρά από ϐοηθητικές κάρτες. Στόχος της διδακτορικής διατριβής ήταν η έρευνα και ανάπτυξη της κάρτας Level-1 Data Driver Card που αποτελεί µέρος της αλυσίδας ανάγνωσης δεδοµένων και των δύο τεχνολογιών ανιχνευτών και αποτελείται από εξαρτήµατα ανθεκτικά στην ακτινοβολία